DOI: 10.7763/IJCCE.2013.V2.140
Formal Modeling of Product-Line Variant Requirements
Abstract—Formal verification of variant requirements has gained much interest in the software product line (SPL) community. Feature diagrams are widely used to model product line variants. However, there is a lack of precisely defined formal notation for representing and verifying such models. This paper presents an approach to modeling and verifying SPL variant feature diagrams using first-order logic. It provides a precise and rigorous formal interpretation of the feature diagrams. Logical expressions can be built by modeling variants and their dependencies by using propositional connectives. These expressions can then be validated by any suitable verification tool. A case study of a Computer Aided Dispatch (CAD) system variant feature model is presented to illustrate the verification process.
Index Terms—Product line, reuse, first-order logic, variants.
The authors are with the Department of Computer Science and Engin (e-mail: dshr@ewubd.edu).
Cite: Shamim Ripon, Sk. JahirHossain, Keya Azad, and Mehidee Hassan, "Formal Modeling of Product-Line Variant Requirements," International Journal of Computer and Communication Engineering vol. 2, no. 1, pp. 71-74 , 2013.
General Information
-
Dec 29, 2021 News!
IJCCE Vol. 10, No. 1 - Vol. 10, No. 2 have been indexed by Inspec, created by the Institution of Engineering and Tech.! [Click]
-
Mar 17, 2022 News!
IJCCE Vol.11, No.2 is published with online version! [Click]
-
Dec 29, 2021 News!
The dois of published papers in Vol. 9, No. 3 - Vol. 10, No. 4 have been validated by Crossref.
-
Dec 29, 2021 News!
IJCCE Vol.11, No.1 is published with online version! [Click]
-
Sep 16, 2021 News!
IJCCE Vol.10, No.4 is published with online version! [Click]
- Read more>>